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CHAPTER 1 
 
 
 
 
INTRODUCTION 
 
 
 
 
1.1       Background and Motivation 
 
 
The trend towards the implementation of entire systems on chip and growing 
markets in mobile communications, process control, automotive ASICs and smart 
sensors has accelerated the mixed-signal market and escalated the importance of 
mixed-signal test development.   
 
 
 A mixed-signal circuit, or in generally mixed mode circuit, is defined as a 
circuit consisting of both digital and analogue elements in a single entity.  Examples 
of basic mixed mode realm are CMOS analogue switch, programmable gain 
amplifier (PGA), analogue-to-digital converter (ADC), digital-to-analogue converter 
(DAC), phase-locked-loop (PLL), and other complex mixed mode circuits such as 
System-on-Chip (SoC), Application Specific Integrated Circuit (ASIC) and Multi-
chip Module (MCM).  
 
 
 For the current IC trend - increase in the number of circuit nodes and circuit 
complexity, Design-for-Test (DfT) becomes the mainstream of mixed-signal test 
development in order to reduce test cost due to test pin limited.  There are a variety 
of DfT and BisT techniques proposed for different mixed mode circuits.  One of the 
current issues is to provide a consistent and structured framework for system-level 
and board-level test development, and for DfT approaches.  Hence, IEEE 1149.4-
1999 was born.   
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Nowadays, many high density and complex mixed mode circuits, for example 
SoC and MCM, come out with built-in boundary scan path as defined by IEEE 
1149.4-1999 (Mixed Signal Test Bus Standard).  Under this standardization, digital 
and analogue circuits are separately in testable modules, called Digital Boundary 
Module (DBM) and Analogue Boundary Module (ABM). All of these modules 
enclosed by internal and external test path, and external access by separate test pin.  
Actually, this standard is a complementary of IEEE 1149.1-1990, and gains extra 
features (such as ABM, the analogue test bus, an extended Test Access Port (ETAP) 
and controller, and various register for analogue test bus operation).  Figure 1.1 
shows the ABM for an analogue pin [1], and Figure 1.2 shows IEEE P1149.4 basic 
chip structure [2].    
 
 
        Figure 1.1: ABM of an output pin   Figure 1.2: Chip structure 
  
 
 However, for those basic cores of mixed mode circuit, such as ADC, DAC, 
PLL and PGA, each realm has its own test technique differently implemented to and 
seldom compliance with 1149.4 cells.  For example ADC, the conventional test 
technique used commonly at industry is Code Density test technique or simply 
Histogram test.  Besides, there is still a lot of mixed-signal ASICs that do not 
facilitate with boundary scan due to trade off with area overhead.   
 
 
 Although analogue circuits such as filter and Op-Amp are widely used in the 
market and possessed with their own separated conventional functional test 
(specification-oriented testing), it is much more complex for test development with 
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the same implementation when the input and output share the same signal 
transmission in mixed mode environment. 
 
 
In today’s highly competitive semiconductor world, it is critical to reduce the 
actual test time on expensive automatic test equipment (ATE).  Test time on high-
end mixed-signal tester costs about three to five cents per second [3].  Due to this, 
most commercial mixed mode ICs are tested by separate testers (digital tester and 
analogue tester).  Mixed-signal tester generally comes in variety of architectures and 
test routines depend on vendors due to competitive advantage in the market.  
However, many of these testers consist of useful features that are common among 
each other.   
 
 
Test simulation and defect-oriented testing are the two among other cost 
saving test methodology emerging trends for mixed-signal IC [4].  Test simulation 
promises the ability to simulate and debug the test program for tester and CUT 
developed by SPICE, VHDL or others software-modelling languages before actual 
silicon CUT is received.  Defect-oriented testing is based on the mathematical 
analysis and software modelling of a circuit major failure mechanism that expose the 
failures in a limited set of measured parameters [4].  Both of these methods not only 
cut down the production test cost, but also accelerate the time to market for certain 
product.  
 
 
Because of a lot of information can be abstracted directly from transient 
response of a CUT, test researchers work with transient response almost for a decade 
[5–10], they proposed that analogue and mixed mode CUTs could be unified test by 
Transient Response analysis with Pseudo Random Binary Sequence (PRBS).  The 
output data are then analyzed and processed using mathematical calculation, such as 
Sample values, Rate of change, Auto-correlation and Cross-correlation and Response 
Digitisation.  Further studies and researches on Transient Response analysis can be 
found in [11–22].  They proposed a DfT method - Interface Scan bus in CUT in order 
to increase fault coverage especially for particular fault.  Besides, they categorized 
any detectable fault using generated Index Functionality from cross-correlation 
function for the CUT. 
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1.2 Problem Statement 
 
 
The number of mixed-signal circuit blocks of an IC is getting more and more.  
High-density CMOS transistors and limited pin count in mixed-signal chips become 
a test challenge to semiconductor industry.  This will either increase time-to-market 
or face the risk of decrease quality during early production. 
 
 
DfT and BisT approach are getting popular in many testing arena.  However, 
with the extra pin overhead and add in extra register, for example DfT approach, cost 
development increase and die space become limited for application.  Besides, for 
example in BisT approach, extra bus and block partitioning is needed. Then, 
analogue block and digital block have to be tested separately, and this includes also 
block interface testing.  All of these increases production cost if production volume 
is in medium or lower scale.  According to [23] and [24], the IC designs with a 200 
µm pad-pitch, pad limited layout and no boundary scan, adding IEEE P1149.4 test 
bus and controller will increase the cost by 15-30%, especially for low cost mixed 
mode ICs (< $2) and low pin count (< 60 pins) ICs will increase the design cost 
dramatically. 
 
 
In semiconductor industries, cost for a mixed-signal tester in the market is 
very expensive compared to digital tester or analogue tester alone.  Test time 
increases if customer tests their product using both analogue and digital testers 
concurrently.  Normally, this ATE is in giant size and not portable.  This lead to 
profit losing if opponent can reach to market earlier.    However, most IC industries 
are accommodated with digital tester.  A defect-oriented testing technique, which 
facilitate the mixed-signal test with minimum modification or make use of digital 
tester, will be welcomed. 
 
  
  Therefore, the main questions being addressed in this research work are: 
a) Is it possible to integrate analogue and digital test as a single entity? 
b) Would digitally modelled analogue test help to ease mixed mode test? 
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1.3 Objective 
 
 
The objectives of this project are: 
a) To facilitate mixed mode circuit test using digital modelling of analogue circuits. 
b) To study the feasibility of introducing digital modelling coupled with other test 
techniques to ease mixed mode test.  
 
 
 
 
1.4 Goal 
 
 
 The goals of the project are: 
a) To investigate the effectiveness of digital modelling. 
b) To detect faults in mixed mode circuit in transient domain. 
c) To unify tests of mixed mode circuit. 
 
 
 
 
1.5 Scope  
 
 
The scope of the project is as listed below: 
a) To study the idea of digital modelling for analogue circuit. 
b) To study the idea of Power Supply Voltage Control test technique. 
c) To study and analyse characteristics of analogue active filter in discrete level. 
d) To test a second order Butterworth low pass filter based on experimental and 
simulation using digital modelling coupled with Power Supply Voltage Control 
test technique. 
e) To test a flash ADC using digital modelling and Power Supply Voltage Control 
test techniques, and compare the result to Code Density or Histogram test 
technique. 
f) To test a CMOS Op-Amp at transient level and AC Sweep by digital modelling 
coupled with Power Supply Voltage Control test technique. 
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1.6 Thesis Layout 
 
Basically, this thesis can be divided into five chapters as stated below 
 
 
a) Introduction 
b) Literature review 
c) Research methodology 
d) Results and discussion 
e) Conclusion, future work and suggestion 
 
 
The first chapter gives a brief description of the work and thesis.  It includes 
explanation on mixed-signal background and motivation, as well as the project 
objectives, goals and scopes.   
 
 
In the second chapter, the importance of mixed-signal testing and digital 
modelling test technique is described as well as the different between functional test 
and parametric test.  Literature review on defect oriented tests and, some 
conventional analogue and mixed-signal parametric tests are also discussed in this 
chapter.  Histogram test, which special to ADC- mixed mode circuit, is also briefly 
described in this section.  
 
 
The methodology of the overall project is explained in detail in chapter three.  
The project approach as well as simulation using PSpiceTM is described.  Three 
CUTs as sample study are presented in this chapter.  For discrete analogue filter test, 
explanation is given on how to set up the experimental work that include setting up 
the equipment, as well as simulation work.  Simulation an Op-amp and 3-bit flash 
ADC are carried at CMOS transient level.  Explanation on how to conduct the test in 
simulation is discussed. 
 
 
In chapter four, result as well as discussion for the CUT are discussed and 
analysed.  Selected transient and frequency response for discrete analogue filter will 
be looked in detail.  For flash ADC, transient response and bias point analysis as well 
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as Histogram test will be discussed.  CMOS bias point for Op-amp as well as 
transient and frequency response will be collected and analyse.  The bias point 
analysis is based as MATLABTM test program.  All the results, which digital model 
coupled with PSVC technique, are also collected and will be analysed in this chapter.   
 
 
Finally, in the last chapter, Chapter five, a conclusion will be drawn along 
with the suggestion for future development in this subject.  
